Abstract-Quantum-dot cellular automata (QCA) shows promise as a postsilicon CMOS, low-power computational technology. Nevertheless, to generalize QCA for next-generation digital devices, the ability to implement conventional programmable circuits based on NOR, AND, and OR gates is necessary. To this end, we devise a new QCA structure, the QCA matrix multiplier (MM), employing the standard Coulomb blocked, five quantumdot QCA cell and quasi-adiabatic switching for sequential data latching in the QCA cells. Our structure can multiply two N × M matrices, using one input and one bidirectional input/output data line. The calculation is highly parallelizable, and it is possible to achieve reduced calculation time in exchange for increasing numbers of parallel MM units. We show convergent, ab initio simulation results using the intercellular Hartree approximation for one, three, and nine MM units. The structure can generally implement any programmable logic array or any matrix multiplication-based operation.
I. INTRODUCTION
A S SILICON CMOS scaling goes past the 32-nm node, short channel and quantum effects begin to degrade transistor operation substantially [1] . Moreover, further transistor scaling will require novel advances in lithographic processing and power dissipation. Therefore, quantum-dot cellular automata (QCA) is a nanotechnology solution [2] that can mitigate these concerns and extend Moore's Law predictions. In its original formulation, QCA employs the electron ground-state energy in an array of zero-dimensional quantum dots (QDs) arranged in cells consisting of five QDs each at the center and the four corners of a square. When two electrons occupy each cell, Coulombic interactions and quantum mechanical tunneling cause their behavior to be highly bistable, and they tend to align in one of two diagonal arrangements. These two arrangements can be used to encode a binary "1" and a binary "0," and geometric arrangements of cells can perform useful binary operations [2] , [3] . Furthermore, it is possible to take a QCA cell and raise or lower the tunneling barriers slowly, allowing encoded information to latch or transmit to another QCA cell. This slow, low-energy process is known as quasi-adiabatic switching.
By use of the ground state and electron tunneling for calculation, QCA lowers power dissipation significantly, addressing one of the primary concerns with the current generation of silicon CMOS. While fabrication and room temperature concerns exist for QCA [1] , advances have been made by scanning tunneling microscopy-based manipulation of dangling bonds on the hydrogen-passivated silicon surface [4] and at the interface of GaAs/AlGaAs heterostructures [5] . Electronic QDs in compounds such as graphene also show promise [6] , provided that top-down lithography can be controlled.
Nevertheless, the greatest challenge in harnessing the computational power of QCA is to develop new structures that can take advantage of its unique strengths. While one can study conventional microelectronic circuits to determine what is possible, it is necessary to transfer these ideas to the new QCA architecture. Two of the fundamental systems critical to digital computation are the programmable logic array (PLA) and its counterpart, the field programmable gate array (FPGA). Both of these microelectronic devices lend themselves to matrix implementations, one of our motivations for investigating a QCA implementation of binary-based matrix multiplication. This paper demonstrates the use of QCA devices to implement matrix multiplication, one of the most important arithmetic operations in linear algebra and quantum mechanics [7] - [9] . Matrix multiplication has numerous applications in the fields of physics, chemistry, and engineering, and it is the foundation upon which most of modern computer animation is built [10] . A QCA matrix multiplier (MM) could be an important element of future quantum computing systems. Fig. 1 shows our QCA configuration, composed of five QDs with a nearest neighbor spacing of 20 nm. There are other QCA configurations besides the five-QD formulation we present here, particularly, four QD and six QD QCA [5] , [11] , [12] . The four QD structure appears easier to construct by virtue of one This geometry leads to a highly bistable interaction between neighboring cells, which can be utilized to encode binary "0"s and "1"s. fewer QD in the QCA cell [5] . Conversely, molecular QCA using the six-QD formulation shows promise for switchingbased implementations [11] , [13] . Regardless of these benefits, we examine the five-QD structure due to its sharper bistable cellcell response compared to the four-and six-QD configurations [14] . Our cell-to-cell separation is 60 nm, allowing for excellent bistable switching from one polarization (P = −1) to another (P = +1) by cellular interaction, as shown in Fig. 1(b) . We note that this particular QCA spacing is achievable using modern topdown lithographic techniques, making a viable system if it were to operate at cryogenic temperatures. When we place multiple QCA cells together, we can obtain all the necessary building blocks used in modern microelectronics, given in Fig. 2 for wires, inverters, and the AND gate. The AND gate in Fig. 2(c) is actually a generalization of the majority gate, which will be discussed further later.
II. MM MODEL
To motivate the mathematics behind our multiplier, we set the product C of two matrices A and B to be, as shown (1) , at the bottom of this page, made up of row vectors C i . Thus, for each row vector C i , a total of nine multiplications and six additions are necessary. For a binary system, the multiplications and additions for normal matrix multiplication are replaced by the two digital logic operations AND and OR, respectively, in a process known as binary matrix multiplication. This is described in more detail in the supplementary information. Although the QCA system described in this paper is designed to perform binary matrix multiplication, such a system could be used to perform matrix multiplication with integers, real numbers, or even complex numbers if it were parallelized or if the calculation were serialized. Our basis QCA MM builds off other QCA multiplication formalism, including parallel QCA multiplication [15] , pipelined array multipliers [16] , and serial/parallel multiplication [17] . Furthermore, we leverage QCA structures for binary operations that were previously shown [18] , [19] .
Previously, it was shown that QCA devices could successfully model conventional sequential circuits through the use of quasiadiabatic switching [20] , [21] . The switching process raises and lowers standard QCA tunneling barriers to control the flow of data throughout the QCA structure. Fig. 3 shows the four different quasi-adiabatic switching states: locking, locked, relaxing, and relaxed [22] . The transition from locking, locked, relaxing, and relaxed states is dependent on the magnitude of the QCA cell's tunneling barriers. Relaxing the cell allows for a cell reset, and as the cell transitions from the locking to locked state, an input is applied, changing the cell value [20] . At some points, we will leave the cells in this locked state for more than one clock cycle, which allows those cells to store their contents without regard to changes in neighboring cells. This will be referred to as a "blocking" state. These states will be used in the implementation of our QCA MM. Thus, this latching notion employed in quasi-adiabatic switching functions similar to a clocked multiplexer [20] . We employ zone-based clocking schemes for the quasi-adiabatic switching regions [20] , [22] , avoiding the spatial issues that result when the clocking regions have the same lateral dimension as the QDs themselves.
A QCA majority cell is the primary computational unit in QCA calculations. It can function as an AND gate or an OR gate, depending on its nearest neighbor cells, as shown in Fig. 2 
(c).
If one of these cells is polarized to +1, then the majority cell will be an OR gate; otherwise, if it is polarized to −1, then it will be an AND gate. Fixing the polarization for AND and OR gates makes these cells invariant to quasi-adiabatic switching. Thus, these cells are in the locked state. We will use these locked cells for the AND and OR operations necessary in binary matrix multiplication.
The QCA MM model presented here implements binary matrix multiplication through the use of majority gates and quasi-adiabatic switching. From a conventional electronic standpoint, it uses an AND gate, an OR gate, a gated D-latch, and a tristate buffer. Fig. 4 shows this digital circuit along with its QCA implementation. We pass any data to be processed into A and B. The QCA wire A is an input only, unidirectional data line. Conversely, the QCA wire B functions as a bidirectional input/output line, depending on the state of the tristate buffer region. Normally, this region will be a QCA blocking region, consistent with the high impedance state of a tristate buffer. Initially, the blocking region will have to be lowered to allow for a reset of the MM memory, as detailed later. Once the reset signal propagates through the blocking region, the region's tunneling barriers are raised to begin the MM calculation. As a result, the QCA MM memory will take on the value of the reset signal. The entire reset process takes three clock cycles to perform. We note that it is also possible to add another QCA wire (which we term "R" in the supplemental material) for resetting the MM memory. This would obviate two of these three clock cycles, improving the MM operating time. Nevertheless, the additional QCA cells can be problematic when scaling the MM to larger numbers of units, causing issues with interconnect wiring and stray charges. Moreover, the added QCA wire gives the design less compactness and flexibility. In Fig. 4(b) , we show a region called an OR loop. This loop is a series of three quasi-adiabatic QCA clocking regions that allow the result from a previous AND operation to be ORed with the next AND operation. The use of three clocking regions is to synchronize the data from the last AND to the current AND operation. Within the OR loop, data will pass from region to region until it arrives back at the QCA OR gate. Therefore, this loop functions like memory for the QCA MM, lending credence to its representation as a gated D-latch.
We can pass the desired data vectors C i extracted from (1) into the MM. The total number of operations required for actual matrix multiplication is based on the minimum of m 1 n 1 and m 2 n 2 , the dimensions of the two matrices being multiplied (m 1 × n 1 and m 2 × n 2 matrices, respectively). In the case of (1), the two matrices' dimensionality implies nine total calculations and clock cycles. After these operations are completed, the blocking region in Fig. 4 will relax, and the result of the calculation will pass to C. Note that here C is equivalent to the original B data line, emphasizing the bidirectionality of that QCA wire. The matrix multiplication result shows the output after two clock cycles. Thus, the QCA MM will have completed the multiplication of one row vector A and one column vector. The multiplications will continue until we calculate the entire resultant matrix C given in (1).
III. MM SIMULATION
Throughout the rest of this paper, we assume that we are attempting to multiply two 3 × 3 matrices A and B. In our QCA model, there are five quasi-adiabatic, zone-based switching regions, named regions A through E, correspondingly, shown in Fig. 4(b) . A standard QCA MM device will raise and lower these regions' potentials accordingly; this promotes or decreases electron tunneling within the individual cells and latches or blocks values in those regions [20] . Therefore, this will control the sequential flow of data (i.e., state transitions) throughout the MM. Fig. 5 gives the timing diagram for the QCA MM's quasiadiabatic switching regions, and we include the state transition table in the supplementary information. Given the dimensions described earlier, the clock signals can be implemented using metal back gates near the plane of the cells, also shown schematically in the supplemental information. By using molecular When the signal is high, the tunneling barriers are lowered to propagate a signal along the QCA wire (probability of P = 1). Conversely, when the signal is low, the tunneling barriers are raised, blocking signal propagation (P = 0). We assume there to be electron confinement within the QD, which is reasonable at low temperatures. The operation speed is dependent on the clocking rate, typically ∼10 ns.
QCA and a sinusoidal clocking field transverse to the QCA cells, one could achieve a wave-based clocking scheme [11] . Nonetheless, it is not clear how a zone-based clocking scheme could be implemented if this device were reduced to a molecular implementation.
The following results are all ab initio numerical simulations of self-consistent QCA ground states using the intercellular Hartree approximation and a Hamiltonian described by second quantization operators [2] . Initially, the value of B will be binary "0" (P = −1) to reset the data memory in the D latch. The value of A here is irrelevant, but we will set it to binary "0." Following the timing diagram in Fig. 5 , the tristate buffer (blocking region) will be lowered to allow the B data to enter the D latch region. On the next clock cycle, the "0" value will propagate into the blocking region, while the tunneling barriers in region D of the OR loop will be lowered. The subsequent clock cycle will pass the value from region E into region D, and the blocking region's tunneling barriers will be raised again. Fig. 6 shows simulation results for all these reset stages. We now demonstrate the standard operating procedure for the QCA MM using A and B matrix entries of "0" and "1," respectively. After the multiplier's memory has been successfully reset, actual data calculations for matrix multiplication can occur. The inputs of "1" and "0" are passed through region A at inputs A and B, respectively. On the next cycle, these two values are ANDed and the result ("0") is propagated through region B. This AND result is ORed with the value contained in the OR loop, which is "0" from the reset of the multiplier. That value of "0" is propagated through region C. On the next cycle, the value is propagated into the next region of the OR loop, region D. Since for a 1 × 1 matrix multiplication one AND and one OR operation are necessary, region E, the blocking region, will lower after the value is propagated into region D. The cells of region E will then drive the value out through the region A cells. The output of the operation ("0") will show up at the output C. Fig. 7 details all of these steps.
To perform a 3 × 3 matrix multiplication with a single MM unit, the reset will require three clock cycles, and the three multiplications and additions will require additional 12 cycles. The output stage will require two cycles to lower the barrier in region E and allow tunneling to the output in region A. Therefore, for one resultant entry, 17 clock cycles will be necessary. For a 3 × 3 matrix multiplication, there will be nine resultant entries in C; thus, the total number of cycles required for the structure is 153. Nonetheless, this model will take very little area to actually implement and will require significantly lower amounts of interconnects among its timing layers.
IV. MM PARALLELIZATION
We now extend the one QCA multiplier unit in Fig. 7 to three and nine multiplier units. A three multiplier unit model will be able to calculate a row of the resultant matrix C. Given the row vector A 1 and the test matrix B,
This will give a resultant row vector C 1 , the value given in (1). Consequently, row vectors of A 2 and A 3 can give values for C 2 and C 3 , respectively. The value of the resultant C 1 is
The three multiplier model follows the same stages that the one multiplier model uses. Initially, it resets the OR loops to "0" before any calculations occur. This takes three cycles; after this reset stage, the first bit of A 1 [a 11 in ( (1) and (4) will be located in the three OR loops. These values will be propagated to the outputs using two more clock cycles. Fig. 8 shows the simulated verification of C 1 of (4).
For the three multiplier unit, 17 cycles are necessary for row vector calculation, the same as the single multiplier model. Since there are three row vectors within the entire resultant matrix C, the total number of cycles necessary for a 3 × 3 matrix multiplication is 51. This model is a middle ground between the aforementioned one multiplier model, which had the least area but took the most time, and the following nine-multiplier model, which will take the largest area but has the shortest computation time.
We now will extend our model to have nine multiplier units and verify its operation. For the given test matrices A and B A = 
the resultant output matrix C = AB is
The system will require 17 cycles to operate: three cycles for a reset, 12 cycles for the computation of the 3 × 3 resultant element, and two cycles to propagate that result to the output. We give the simulated result for this model in the supplementary information. The output elements [based on the notation in (1)- (3)] correspond correctly to what is expected in (6) . Therefore, the entire matrix can be calculated in only 17 cycles. This model will clearly take the largest area, but the computation can be done in the shortest amount of time. Larger MM structures allow for more generality in implementing conventional microelectronic circuits, as there is no throughput necessary for serializing the input data. We now assume that the QCA cell-to-cell size is 60 nm and the clocking zones are layered as shown in the supplemental information. From this, we can derive a first-order approximation of the delay times associated with the quasi-adiabatic clocking zones, which are related to the overall tradeoff between MM footprint and timing. We examine MM clocking metal layers that are made of copper (ρ = 1.68 × 10 −6 Ω · cm) and separated by 2 nm of SiO 2 (ε r = 3.9). If the area footprint is 16 × 10 QCA cells from the one multiplier in Fig. 4(b) , the overall clocking line parasitics are R = 2.1 Ω and C = 10.4 fF, giving a delay time of τ ∼ 20 fs. The delay time scales quadratically with number of MMs with τ ∼ 180 fs for three MMs and τ ∼ 1.6 ps for nine MMs. Thus, one must forego a larger delay when using longer interconnects in an ensemble MM structure in addition to the larger area footprint. Nevertheless, the high level of parallelism in large MM ensembles can augment the fundamental clock line delay. Additionally, conventional microelectronics are clocked at frequencies much lower than the delay limits given here, potentially making clocking interconnect crosstalk less problematic.
V. IMPLEMENTING CONVENTIONAL ELECTRONICS
To extend conventional microelectronic circuits into the QCA paradigm, we discuss the implementation of the PLA using the QCA MM. Assume that we have three assertable inputs A, B, and C, which are used to implement a standard digital function. Setting a row vector X of these conventional inputs Fig. 9 (a) gives a PLA for the digital circuit F = AB + BC + AC. We define a node matrix N based on the locations of PLA connections with "1" and "0" denoting a connection and disconnection, respectively. Each row of the PLA corresponds to a column of the node matrix N; therefore, the PLA matrix is the transpose of the node matrix. Breaking this node matrix N into its column vectors, following Fig. 9(b) :
By multiplying the negation of X with N 1 from Fig. 9(a) (or, generally, N i ) and taking its negation, we get a sum of products by DeMorgan's Theorem
We can continue this procedure until we solve for the entire node matrix N. Thus, we modify our QCA multiplier cell to account for these negations automatically, as shown in Fig. 9(c) . Consequently, we can generalize this to any size PLA. An added benefit of the MM-based PLA is that we avoid any standard PLA output logic macrocells by the generalized node matrix N. Thus, these PLA structures could be significantly simpler in terms of layout compared to those discussed in the literature [23] . Previous attempts at PLA structures using QCA made use of complex, ∼4 μm 2 QCA macrocells [24] , leading to difficulties when realizing devices in small areas without significant QCA cell crosstalk. Current QCA representations of the FPA of logic use lookup tables, memory loops, and configurable logic blocks [25] , all of which take up substantial area and can affect latency. If one passes the input data for the QCA MM serially, the MM can have a small area footprint, allowing for faster data calculation in the PLA or FPGA structures.
VI. CONCLUSION
We developed a new QCA structure, the QCA MM. Our structure is based on QCA majority gates, data flow by quasiadiabatic switching, an OR loop memory construct, and a tristate buffer blocking region. With a bistable five QD cell QCA geometry, we performed an ab initio simulation of one, three, and nine MMs, showing how the structure is parallelizable. The MM can multiply two general N × M matrices. Further, we demonstrated the tradeoff between MM area footprint and calculation time. Our structure's ability to implement PLA structures efficiently by matrix multiplication can help transition conventional microelectronic structures into the QCA paradigm when CMOS silicon scaling reaches its limits. Moreover, our system can perform any calculation that requires matrix multiplication, such as those in computer animation or in quantum encryption. Although this structure was designed for and simulated using QCA, the approach presented here seems to be appropriate for other similar systems. In particular, the use of a five-dot cell does not seem to be crucial, and it seems likely that this approach would also work using magnetic QCA systems. Employing the MM with room temperature QD operation should allow for sophisticated, programmable QCA computers to be made.
